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Abstract
This paper presents the design process and description at the system level of a com-
munication system based on Multiple Input-Multiple Output and Orthogonal Frequency 
Division Multiplexing (mimo-ofdm). These are used in fourth generation (4G) systems, 
due to the performance improvement when facing rapidly changing wireless environments. 
Hardware/software partitioning is taken under consideration for the design, with develo-
ped criteria for measuring system performance. The design and validation of the system 
is made using SystemC language. This is part of a research work, carried out in order to 
study and establish an appropriate methodology for Hardware/Software co-design.
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Resumen
Este artículo presenta el proceso de diseño y descripción de un sistema de comunica-
ciones inalámbricas basado en tecnologías mimo-ofdm (Multiple Input- Multiple Output y 
orthogonal Frequency Division Multiplexing); estas tecnologías son ampliamente utilizadas 
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en sistemas de comunicaciones móviles de cuarta generación (4G) ya que ayudan a mejorar 
el desempeño del sistema cuando este enfrenta un canal inalámbrico altamente variable. 
Para diseñar el sistema se consideró una metodología de particionamiento hardware/
software y se desarrolló un criterio de medición de desempeño, obteniendo finalmente 
una descripción a nivel de sistema en lenguaje de SystemC. Este trabajo es parte de una 
investigación llevada a cabo con el objetivo de estudiar y establecer una metodología 
apropiada para el codiseño hardware/software. 
Palabras clave
SystemC, mimo, ofdm, particionamiento hardware/software.
I. Introducción
The difficulty present in data transmissions using the wireless environment has led 
to the need of increasing the performance of communication systems. This means, the 
development of new techniques for data transmission and reception, such as modulation 
and coding schemes, along with channel multiplexing techniques that increase data trans-
mission rate in addition to reduce the error in the information sent.
Multiple Input and Multiple Output uses more than one transmit and receive antennas 
increasing data throughput without the necessity of additional bandwidth [2]. Since 1970, 
Orthogonal Frequency-Division Multiplexing is used to ensure high data rate on wireless 
transmission, by converting a fading channel of specific bandwidth into a number of or-
thogonal subchannels. mimo and ofdm technologies combined with nearly perfect channel 
estimation, allow incrementing on the channel and system capacity, this means reliable 
and bandwidth efficient data transmission [1] [2].
Research in digital design has been focused in finding solutions for robust Hardware 
or Software implementations at higher abstraction levels such as: System-Level. Howe-
ver, in recent times, hardware and software co-design has been taken as an answer for 
increasing performance on electronic systems; the main task in this case arises when is 
time to specify which elements of the system that is being designed will be implemented 
using hardware and which ones using software; this important task is called Hardware and 
software partitioning (Hw/Sw partitioning). Previous works have shown the importance of 
having a clear understanding of the constraints presented for Hw/Sw partitioning; in [3] 
steps are presented for partitioning in SoC design, and in [4] optimization algorithms are 
used to find an optimal solution for co-designed systems. Other research work is focused 
using a System on Chip solution for systems [5], such as Wimax [6].
The structure of this paper is as follows: Section two presents the basic structure 
of a communication system with the before mentioned technologies, making an intro-
duction to each of the processing techniques present in both mimo and ofdm. Section 
three presents a methodology for hardware/Software partitioning, and the description 
of the communication system at a system level, using SystemC, and section fourth is 
conclusions and future.
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II. System design
As an example for 4G communication systems, Wimax is a worldwide used iEEE stan-
dard for long range wireless networks, proposed in iEEE 802.16. Wimax considers the use 
of mimo-ofdm on the physical layer (phy), and therefore it will be the starting point for 
this work. Figure 1 shows the structure described above, and following, a description of 
the techniques used. [7].
The designed mimo-ofdm system is organized in three stages for both transmission and 
reception systems: For the transmitter part, in the first stage the bit stream to be sent is 
arranged in order to preserve data integrity; additionally, there is a block for Forward Error 
Correction (fEC) that aims to control the amount of errors introduced in the transmission. 
Forward Error Correction techniques are integrated with digital modulation and interleaving 
schemes. In the second stage, the mimo stage, spatial multiplexing techniques are used. 
Finally, at the third stage, ofdm is used for frequency multiplexing and pilot insertion for 
channel estimation at the receiver. For the receiver part, inverse operations are performed 
in order to decode data; for the mimo decode, Zero Forcing (ZF) method is used. In the 
receiver`s first stage, the convolutional decoding stage, Viterbi algorithm is developed. 
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Figure 1. mimo-ofdm System.
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Forward error Correction (fec): TrellisCoding
Forward error correction (fEC) is a channel coding technique used to control error in 
data transmission over noisy communication channels. Typically, a fEC encoder generates 
redundancy in the data so it is possible to obtain information about an error occurring in 
the stream to correct it. Redundancy added during the encoding is given by a determined 
type of code; depending on the complexity of that code, there are two main categories of 
codes: Block codes, such as Reed Solomon Codes [13] and Convolutional codes, such as 
Trellis Coded Modulation [14], which is the one used in for this paper. It can also be found 
a group of high performance codes, called turbo codes [15]. 
In convolutional coding, the current output signal depends not only on the current in-
put, but also on a specific number of n inputs from a data stream stored in a shift register 
memory. A convolutional encoder is defined by three parameters:
1. Rate: is the ratio of the number of input bits to the number of output bits.
2. Constraint length: is the number of delays in de encoder.
3. Generator polynomial: in a polynomial, represents de connections among delay ele-
ments and the inputs 
that form an output with module-2 adders. As an example, consider the following po-
lynomial in (1) describing figure 2.
     171,133 ! = 1111001,1011011 !    (1)
Figure 2. Polynomial diagram of a convolutional encoder.
The output from 78 adds (module-2 add) the current input, the previous input and the 
previous to the previous input to form output1. In the same way, 58 adds the current input 
and the previous to the previous input to form output2.
After input bits are encoded, a bit interleaver arranges the data bits in a way that if 
a loss of data or an error occurs during a time step, it does not affect the entire symbol 
sent. A bit interleaver is of great importance and it is usually integrated in the encoder, in 
order to add diversity [11] [12]. 
Modulation Schemes
Digital modulation has been made the technique for modern communication systems 
because it offers several advantages over analogue modulation techniques. Powerful 
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error correction algorithms and higher data rates are some of the performance impro-
vements, result of transmission and signal processing using information in the form of 
bit symbols. In mimo-ofdm systems amplitude and phase modulation schemes such a 
qam, qpsk and Bpsk are generally used. In this case, we use m-qam modulation with M 
equal 16,64 and 256.
mimo: Multiple Input-Multiple Output
Is related to the use of multiple transmit and receive antennas as shown in Figure 
3.a.Space-Time codes are used in mimo scenarios in order to improve data reliability. 
Alamouti stBC (Space Time Block Code) [16] is an early, but commonly used technique, 
where two data symbols are Transmitted in two time laps according to figure 3.b.
Figure 3. (a) 2 X 2 mimo channel. (b) Alamouti Encoding scheme.
The Zero Forcing (ZF) mimo is one of the decoding methods along with Minimum Mean 
Square Estimation (mmsE) and Maximum Likelihood (ML). ZF is used for its simplicity. 
Equation (2) demonstrates how sent data !!
!!
= !!! !!!!
!!!
!!!
!∗!
!
!∗!
!
  
 is estimated based on the channel model H 
and received data Y for 2 transmit and 2 receive antennas.
     !!
!!
= !!! !!!!
!!!
!!!
!∗!
!
!∗!
!
  
  (2)
Where !!!   represents the received data from antenna n at time slot m.
ofdm: Orthogonal Frequency Division Multiplexing is the ultimate data transmission 
scheme for multimedia communications. It utilizes multiple orthogonal carriers to accom-
plish spectral efficiency using a fixed bandwidth.
mimo-ofdm communication systems can show a good performances if there is informa-
tion about the channel state, usually obtained by adding a series of pilot symbols arranged 
in a specific periodical structure on the ofdm symbol, which is made of pilot symbols, a 
dC sub-carrier and a guard band.
In this stage, Cyclic Prefix (Cp) extension is added at the front part of the transmission. 
Figure 4 shows the structure of the ofdm symbol. For this work we developed two lengths 
of cyclic prefix,  which is used for fixed Wimax and  for mobile Wimax. Table 
I specifies ofdm transmission for this work [8].
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In this stage, Cyclic Prefix (CP) extension is added at the front part of the transmission. Figure 4 shows the structure 
of the OFDM symbol. For this work we developed two lengths of cyclic prefix, 1/4 which is used for fixed Wimax and 
1/8 for mobile Wimax. Table I specifies OFDM transmission for this work [8]. 
 
                       Figure 4. OFDM Symbol Structure. 
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Fixed  2,5 MHz 256 192 8 56 
Mobile 5,0 MHz 512 360 60 92 
Table 1. OFDM modulation parameters for fixed and mobile Wimax.Viterbi Algorith 
  
When data transmission is performed in a highly noisy environment, it becomes necessary to use identification and 
error correction techniques; some decoding algorithms have been developed such as [17]. The Viterbi algorithm 
[18], despite the high use of processing resources it is the most convolutional decoding algorithm [19], allows 
decoding convolutional codes since it recovers the originally transmitted data based on the received noisy bit 
stream.  
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Figure 4. ofdm Symbol Structure.
Channel 
Bandwidth
Number of Sub-
Carriers
Data
Sub-Carriers Pilot Sub-Carriers
Guard
Sub-Carriers
Fixed 2,5 MHz 256 192 8 56
Mobile 5,0 MHz 512 360 60 92
Table 1. ofdm modulation parameters for fixed and mobile Wimax.Viterbi Algorith
When data transmission is performed in a highly noisy environment, it becomes ne-
cessary to use identification and error correction techniques; some decoding algorithms 
have been developed such as [17]. The Viterbi algorithm [18], despite the high use of 
processing resources it is the most convolutional decoding algorithm [19], allows decoding 
convolutional codes since it recovers the originally transmitted data based on the received 
noisy bit stream. 
The Viterbi encoder uses the convolutional codes diagram of a state machine to find 
the data path with the lowest accumulated error value which can be derived from the 
hamming distance measure between the possibly received data and the actually received 
one and finally go backwards through translating the bit stream to obtain the bits coded 
at the transmitter. 
III. Hardware/Software partitioning for systemc modeling
The Hardware/Software Partitioning Problem:
Digital communication systems have been developed using dsps or asiCs based ar-
chitectures, so they are not able to satisfy design requirements such as flexibility in the 
asiCs case and performance in the dsp case. Different challenges are presented when 
integrating Hardware and Software design and modelling for specific purpose systems; 
more precisely, high processing speed, low developing cost and modularity. These are some 
of the desirable characteristics in communication systems; where there is a generalized 
need to provide high transmission speed and the possibility to integrate new processing 
techniques. Designers companies propose the use of single architecture with fpgas, dsps 
and Cpus components inside a dedicated chip [9] [10].
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In order to find an appropriate Hardware/software structure, the following methodology 
was used: First task graph was made for observing which processes could be performed 
concurrently and which ones serial; according to the task graph, an algorithm was developed 
to simulate the required functions for performance profiling; finally, a series of decisions 
about system structure were made. 
Figure 5 shows nine main parallel functions: Convolutional coding (F
t 
) and Viterbi deco-
ding (F
v 
), qam modulation (F
q 
) and demodulation (F
d 
), mimo space-Time coding (Fa) and 
Zero Forcing estimation (F
z 
), ofdm modulation (F
om 
) and demodulation (F
od 
), and channel 
simulation (F
c 
), which in this case is used only to validate the communication system ac-
cording to the coding and processing functions of mimo-ofdm, for which most essential 
and robust processing elements are Fast Fourier Transform necessary for ofdm, and data 
coding on the fEC block. Looking into these functions other more specific tasks are found.
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Figure 5. Task graph for mimo-ofdm architecture, (a) transmitter, (b) receiver
Table II shows the description of each task specified in figure 5, according to the time 
slots tn where it should be executed. 
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 𝐷𝐷5  𝐷𝐷6 
 𝑉𝑉   𝑉𝑉  
 𝑉𝑉  
 𝑉𝑉4 
 𝑉𝑉5 
 𝑉𝑉6 
 𝑉𝑉  
 𝑉𝑉 0 
𝑡𝑡6 
𝑡𝑡7 
 𝑉𝑉7 
 𝑉𝑉9 
are the nine main 
functions; for the transmitter part, Ft (Randomization, Convolutional Coding and interlea-
ving), and Fq (qam modulation) for stage 1, Fa (mimo Alamouti encoding) for stage 2 and 
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Fo (Pilot insertion, Fast Fourier Transform and cyclic prefix addition for both antenna 1 
and antenna 2) for stage 3 (see figure 1). For the receiver part, Fod (cyclic prefix removal, 
Inverse Fast Fourier Transform, pilot removal) for stage 3, Fz (Zero Forcing Estimation) for 
stage 2 and finally, Fd (qam demodulation) and Fv (de-interleaving, Viterbi decoding and 
de-randomizer) for stage 1. 
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver part,     (cyclic prefix removal, Inverse Fast Fourier Transform, pilot removal) for 
stage 3,    (Zero Forcing Estimation) for stage 2 and finally,   (QAM demodulation) and    (de-
interleaving, Viterbi decoding and de-randomizer) for stage 1.  
  ,    ,   ,          represent the explicit task for each function.  
 
 
Task Function 
  ,  ,   ,                                 
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6  4    6    6     7    7  6  5 
Data storage in function channel 
 5  7  5   7    7             7  6   0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
present the explicit task for each function. 
Task Function
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver part,     (cyclic prefix removal, Inverse Fast Fourier Transform, pilot removal) for 
stage 3,    (Zero Forcing Estimation) for stage 2 and finally,   (QAM demodulation) and    (de-
interleaving, Viterbi decoding and de-randomizer) for stage 1.  
  ,    ,   ,          represent the explicit task for each function.  
 
 
Task Function 
  ,  ,   ,                               
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6  4    6    6     7    7  6 5 
Data storage in function channel 
 5  7 5   7   7            7 6  0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Memory request and vector initialization for Functions.
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver part,     (cyclic prefix removal, Inverse Fast Fourier Transform, pilot removal) for 
stage 3,    (Zero Forcing Estimation) for stage 2 and finally,   (QAM demodulation) and    (de-
interleaving, Viterbi decoding and de-randomizer) for stage 1.  
  ,   ,  ,         represent the explicit task f r each function.  
 
 
Task Function 
  ,  ,   ,                                
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6  4    6    6     7    7  6  5 
Data storage in function channel 
 5  7  5   7    7             7  6   0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Conversion of generator polynomial
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver part,     (cyclic prefix removal, Inverse Fast Fourier Transform, pilot removal) for 
stage 3,    (Zero Forcing Estimation) for stage 2 and finally,   (QAM demodulation) and    (de-
interleaving, Viterbi decoding and de-randomizer) for stage 1.  
  ,    ,   ,          represent the explicit task for each function.  
 
 
Task Function 
  ,  ,   ,                                 
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6  4    6    6    7    7  6  5 
Data storage in function channel 
 5  7 5 7  7     7  6  0 
Memory release 
 Constellation m trix initialization 
  Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Bit shifting and module-2 adding for data coding
                                                                             
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and  (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and ante na 2) for stage 3 (see figure 1).
For the receiver part,     (cyclic prefix remov l, I verse Fast Fourier Transform, pilot r moval) for
stage 3,    (Z o Forcing Estimation) for stage 2 and finally,   (QAM dem dulation) and    (de-
interleaving, Viterbi de oding and de-randomizer) for stage 1.  
  ,    ,   ,          r present the explicit task for each function.  
 
 
Task Function 
 , , 
,              
            
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial   Bit shifting and module-2 adding for 
data coding  4  6  4    6    6    7    7 6  5 
Data storage in function channel 
 5  7  5   7   7             7 6  0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Data storage i  function channel
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver p rt,    (cyclic prefix removal, I verse F st Fourier Transform, p lot removal) for 
stage 3,    (Zero Forcing Estimation) for stage 2 and finally,   (QAM demodulation) and    (de-
interleaving, Viterbi decoding and de-rando izer) for stage 1.  
  ,    ,  ,         represent the explicit ta k for each function.  
 
 
Task Functio  
 ,  ,   ,                              
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6  4   6    6     7    7 6  5 
Data storage in function channel 
 5  7 5  7 7          7 6  0 
Memory rele se 
  Const llation matrix initialization 
  Bit clustering by symbol size 
4 Binary to Decimal conversion  5 Modulated data arrangement    Conjug te numbers and data 
Memory release
                                                                             
 
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and ante na 2) for stage 3 (see figure 1).
For the re eiver part,     (cyclic prefix remov l, I verse Fast Fourier Transform, pilot r moval) fo
st ge 3,    (Zero Forcing Estimation) for stage 2 and fi ally,   (QAM dem dulation) and    (de-
interleaving, Viterbi de oding and d -randomizer) for stage 1. 
  ,    ,   ,         r present the explicit ta k for each function. 
 
Task Function 
  ,  , 
 ,                              
 
Memory request and vector 
initialization for Functions. 
   Conversion of g nerator polynomial    Bit shifting and module-2 adding for 
data coding 
4  6  4  6    6     7    7 6  5 
Data storage in functi n channel 
 5  7  5   7    7             7  6   0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Constellation matrix initialization
                                                                             
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and  (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition f r both antenna 1 and antenna 2) for stage 3 (see figure 1). 
For the receiver part,     (cyclic pre ix removal, I verse Fast Fourier Transform, pilot r moval) for 
stage 3,    (Zero Forcing Estimation) for st ge 2 and finally,  (QAM demodula ) and    (d -
interleaving, Viterbi decod ng and de-rand mizer) for stage 1.  
  ,  ,  ,        represent the explicit task for each function.  
 
 
Task Function 
 ,  , 
 ,                               
 
M mory request and vector 
initialization for Functions. 
  Conversion of generator polynomial   Bit shifting and module-2 adding for 
data coding  4  6  4    6    6     7    7  6  5 
Data storage in function channel 
 5  7 5   7    7            7  6  0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data 
Bit clustering by symbol size
                                                                             
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and ante na 2) for stage 3 (see figure 1).
F r the receiver part,     (cyclic prefix remov l, I verse Fast Fourier Transform, pilot r moval) fo
st ge 3,    (Z ro Forcing Estimation) for stage 2 nd fi ally,  (QAM dem dula ) and    (d -
interleaving, Viterbi de od ng and d -rand mizer) for stage 1. 
  ,  ,  ,        r present the explicit ta k for each function. 
 
T sk Function 
  ,  , 
 ,                               
 
Memory request and vector 
initialization for Functions. 
   Conversion of generator polynomial    Bit shifting and module-2 adding for 
data coding  4  6 4  6  6     7    7  6  5 
Data storage in function channel 
 5  7 5   7    7          7  6  0 
Memory release 
  Constellation matrix initialization   Bit clustering by symbol size 
4 Binary to Deci al conversion 
5 Modulat d data arrangement 
  
Conjugate nu bers and data 
Binary to Decimal conv rsion
                                                                             
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and    (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and ante na 2) for stage 3 (see figure 1).
F r the receiver part,     cyclic prefix remov l, I verse Fast Fourier Transform, pilot r moval) for
st ge 3,   (Z ro Forcing Estimation) for st ge 2 nd finally,   (QAM dem dulation) and    (de-
interle ving, Viterbi de oding and d -randomizer) for stage 1.  
  ,    ,  ,         r sent the explicit task for each function.  
 
T sk Function 
  ,  ,   ,                            
 
Memory request and vect  
initialization for Functions. 
  Conv rsion of gener tor polynomial 
  
Bit shifting and module-2 adding for 
data coding 
4  6  4   6    6     7    7 6  5 
Data storage in function channel 
 5  7  5   7   7           7  6  0 
Memory release 
  Constellation matrix initializatio  
 Bit clustering by symbol size 
4 Binary t  Deci al co version 
5 Modulat d data arrangement 
  
Conjugate nu bers and d ta 
Modulated data arra gement
                                                                             
 
 
 
 
 
modulation) for stage 1,    (MIMO Alamouti encoding) for stage 2 and   (Pilot insertion, Fast Fourier 
Transform and cyclic prefix addition for both antenna 1 and ante na 2) for stage 3 (see figure 1).
For the receiver part,     (cyclic prefix remov l, I verse Fast Fourier Transform, pilot r moval) fo
st ge 3,    (Z ro Forcing Estimation) for stage 2 and fi ally,  (QAM dem dula i ) and    (d -
interl ving, Viterbi d od ng and d -rand mizer) for stag  1. 
  ,  ,  ,       r sent the explicit ta k for each function. 
 
 
Task Function 
, , 
 ,                            
 
Memory request and vector 
initialization for Functions. 
  Conversi  of generator polynomial 
  
Bit shifting and module-2 adding for 
data codi g  4  6  4  6    6     7    7  6  5 
Data storage in function channel 
 5  7  5   7   7             7 6  0 
Memory release 
   Constellation matrix initialization    Bit clustering by symbol size  4 Binary to Decimal conversion  5 Modulated data arrangement    Conjugate numbers and data Conjugate numbers and data arrangement for space coding
                                                                            
 
 
 
 
 
 
arrangement for spac  coding 
  Data st rage for antenna 1 and 2          Pilot symbol ins rtio  in data stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5    5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Dat  storage for tenna 1 and 2
                                                                           
 
 
 
 
 
 
arrangement for spac  coding 
  Data st rage for antenna 1 and 2         Pilot symbol insertion i  data stream 
for antenna 1 and 2          IFFT plan creation    4    4 IFFT operation executed    5    5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Pilot symbol insertion in data stream for antenna 1 and 2
                                                                             
 
 
 
 
 
arrangement for spac  coding 
  Data storage f r antenna 1 and 2         Pilot symbol ins rtio  in d ta stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5   5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
IFFT plan creation
                                                                             
 
 
 
arrangeme t for space coding    D ta storage for antenna 1 and 2         Pilot symbol insertion in data stream 
for antenna 1 and 2          IFFT plan creation    4    4 IFFT operation executed    5   5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
IFFT operation executed
                                                                             
 
 
 
 
 
 
arrangeme t for space coding 
 
Data s rage for antenna 1 and 2 
         Pilot symbol insertion in data stream 
for ntenna 1 and 2         IFFT plan creation    4    4 IFFT operation executed    5   5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Cyclic prefix adding
                                                                             
 
 
 
 
arrangement for space coding 
 
Data s rage for antenna 1 and 2 
        Pilot sy bol inse tion in data stream 
for ntenna 1 and 2          IFFT plan creation   4    4 IFFT oper tion executed   5   5 Cyclic prefix adding         IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
rec iv d data 
 5 Hard decision decoding 
   Const llation initialization 
   Imaginary and real data 
demodulation 
IFFT operation destruction
                                                                             
 
 
 
 
arrangeme t for space coding 
Data s rage for antenna 1 and 2 
        Pilot y bol inse tion in da a stream 
for antenn  1 and 2        IFFT plan creation    4    4 IFFT operation executed 
5 5 Cyclic prefix adding 
     I  r ti  destr ction        yclic r fix removal       FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
  Arrangement of dat  from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weigh  
 4 Perform conjugate operations for 
rec iv d data 
 5 Hard deci ion decoding 
   Constellation initialization 
  
Imaginary and real data 
demodulation 
Cyclic prefix removal
                                                                             
 
 
 
 
 
arrangement for space coding 
Data s ag  for antenna 1 and 2 
    
Pilot ymbol insertion in data stream 
for ntenna 1 and 2         IFFT plan creation 
 4  4 IFFT operation executed 
5 5 Cyclic prefix addi g 
     I  r ti destr ction        li  r fi  removal       FFT plan creation for antenna 1 and 
2 
 4  4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage 
 6  6  plan destruction 
  Arrangement of dat  from antenna 1 
and 2 
  Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
  Constellation initialization 
  
Imaginary and r al ata 
demodulation 
FFT plan cr ation for antenna 1 and 2
                                                                             
 
 
 
 
 
arrangeme t for space coding 
 Data storage f r antenna 1 and 2         Pilot ymb l insertion in data stream 
for ntenna 1 and 2         IFFT plan creation    4   4 IFFT operation executed 
5 5 Cyclic prefix addi g 
    I  r ti  destr ction        yclic r fix removal       FFT plan c ation for ntenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2 
 5  5 Pilot symbol removal and storage    6    6 FFT plan destruction 
  Arrangement of dat  from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weigh  
4 
Perform conjugate operations for 
rec iv d data 
5 Hard decision decoding 
   Constellation initialization 
  
Imaginary and r al ata 
demodulation 
FFT operation execution for antenna 1 and 2
                                                                           
 
 
 
 
 
 
arrangeme t for space coding 
Data storage for antenna 1 and 2 
         Pilot ymbol insertion in data stream 
f  nt nna 1 and 2         IFFT plan creation 
4 4 IFFT operatio  xecuted 
5 5 Cyclic prefix addi g   destr ction       removal      FFT plan creation for antenna 1 and 
2 
4 4
FFT operation execution for antenna 
1 and 2 
 5  5 Pilot symbol removal and storage 
6 6 plan destruction 
   Arrangement of dat  from antenna 1 
and 2 
  Inverse and hermitian matrix 
operations for channel weight 
4 
Perform conjugate operations for 
rec iv d data 
5 Hard decision decoding 
 
Constellation initialization 
 
Imaginary and r al ata
demodulation 
Pilot symbol removal and storage
                                                                           
 
 
 
 
 
arrangeme t for space coding 
Data storage f r antenna 1 and 2 
        Pilot ymbol insertion in data stream 
f  nt nna 1 nd 2           IFFT plan creation 
4 4 IFFT operatio  xecuted 
5 5
Cyclic prefix addi g 
  a destr ction      removal     FFT plan creation for antenna 1 and 
2 
4 4
FFT operation execution for antenna 
1 and 2 
5 5 Pilot symbol removal d storage 
6 6
plan destruction 
   Arrangement of dat  from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations fo  channel weight 
4 
Perform co jugate operatio s for 
rec iv d data 
5 Hard decision decoding 
 
Constellation initialization 
 
Imaginary and r al ata
d m dulation 
FFT plan destruction
                                                                            
 
 
 
 
 
 
arrangement for space coding 
 Data storage for antenna 1 and 2        Pilot ymbol insertion in data stream 
fo  ant nna 1 and 2         IFFT plan creation 
4 4 IFFT operatio  xecuted 
5 5
Cyclic prefix addi g 
   destr ction        removal      FFT plan creation for antenna 1 and 
2 
4 4
FFT operation execution for antenna 
1 and 2 
5 5 Pilot symbol removal d st age 
6 6
plan destruction 
   Arrangement of dat  from antenna 1 
and 2 
   Inverse and herm tian matrix 
operations fo  channel weigh  
4 
Perform co jugate operatio s for 
rec iv d data 
5 Hard decision decoding 
 
Constellation initialization 
 
Imaginary and r l ata
d m dulation 
Arrangement of data from antenna 1 and 2
                                                                             
 
 
 
 
arrangement for space coding 
 Data storage for antenna 1 and 2          Pilot y bol insertion in data stream
f r ant nna 1 nd 2 
    IFFT plan creation 
4 4 IFFT operatio  xecuted   5  5 Cyclic prefix adding 
      IFFT oper tion de truction        Cyclic prefix remov l         FFT plan creation for antenna 1 and 
2 
 4   4 FFT operation execution for antenna 
1 and 2 
 5   5 Pilot symbol re oval d storage  6  6  plan destruction 
  Arrangement of data from antenna 1 
and 2 
  Inverse and hermitian matrix 
operations for channel weigh  
4 
Perform conjugate operations for 
rec iv d data 
5 Hard d cision decoding 
  Constellation initialization 
   Imaginary and real data 
demodulation 
Inverse and hermitian matrix operations for channel weight
Esta tabla continúa en la siguiente página –––>
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Task Function
                                                                             
 
 
 
 
 
 
arrangement for space coding    Data storage for antenna 1 and 2           Pilot symbol insertion in data stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5    5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Perform conjugate operations for received data
                                                                             
 
 
 
 
 
 
arrangement for space coding    Data storage for antenna 1 and 2           Pilot symbol insertion in data stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5    5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Hard decision decoding
                                                                             
 
 
 
 
 
arrangement for space coding    Data storage f r antenna 1 and 2          Pilot symbol insertion in data stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5   5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Constellation initialization
                                                                             
 
 
 
 
 
arrangement for space coding    Data storage for antenna 1 and 2           Pilot symbol insertion in data stream 
for antenna 1 and 2           IFFT plan creation    4    4 IFFT operation executed    5    5 Cyclic prefix adding           IFFT operation destruction           Cyclic prefix removal           FFT plan creation for antenna 1 and 
2    4    4 FFT operation execution for antenna 
1 and 2    5    5 Pilot symbol removal and storage    6    6 FFT plan destruction 
   Arrangement of data from antenna 1 
and 2 
   Inverse and hermitian matrix 
operations for channel weight 
 4 Perform conjugate operations for 
received data 
 5 Hard decision decoding 
   Constellation initialization 
   Imaginary and real data 
demodulation 
Imaginary a d real data demodulation
                                                                             
 
 
 
 
 
 
4 Decimal to binary conversion 
   Data arrangement for de-interleaving 
   State machine and possible output 
table initialization 
 4 Bitwise hard decision decoding 
(Hamming distance metric) 
 5 Accumulated and path error metric 
storage for all possible states across 
input bit stream 
 6 State number selection according to 
smallest accumulated error metric 
 7 Error counting 
   State path selection and decoding f 
input 
 9 De-randomization operation 
                                      Table 2. Task graph functions. 
 
The second step was the profiling, where processing time and Multiply-Accumulate (MA) operations 
have been taken under consideration, in order to establish performance for the main functions in 
each system modules. These values were obtained using the Visual Studio profiling tool. The 
performance test was completed for fixed values, of data stream size, FFT size (N), coding rate (R) 
and modulation scheme (M), chosen as an example for transmission in the Wimax standard. Results 
are presented in table III. The functions that most MA operations performed were Convolutional 
coding, Viterbi decoder, and the constellation map construction for QAM modulation (Constellation 
Alphabet Construction, binary to decimal conversion). Highest execution time was showed by IFFT 
and FFT operations created using fftw library because of the creation plan necessary for operation 
executing. 
Function Multiply–accumulate 
operation 
Decimal to binary conversion
                                                                            
 
 
 
 
 
4 Decimal to binary conversion 
   Data arrangement for de-interleaving 
   State machine and possible output 
table initialization 
 4 Bitwise hard decision decoding 
(Hamming distance metric) 
 5 Accumulated and path error metric 
storage for all possible states across 
input bit stream 
 6 State number selection according to 
smallest accumulated error metric 
 7 Error counting 
   State path selection and decoding f 
input 
 9 De-randomization operation 
                                      Table 2. Task graph functions. 
 
The second step was the profiling, where processing time and Multiply-Accumulate (MA) operations 
have been taken under consideration, in order to establish performance for the main functions in 
each system modules. These values were obtained using the Visual Studio profiling tool. The 
performance test was completed for fixed values, of data stream size, FFT size (N), coding rate (R) 
and modulation scheme (M), chosen as an example for transmission in the Wimax standard. Results 
are presented in table III. The functions that most MA operations performed were Convolutional 
coding, Viterbi decoder, and the constellation map construction for QAM modulation (Constellation 
Alphabet Construction, binary to decimal conversion). Highest execution time was showed by IFFT 
and FFT operations created using fftw library because of the creation plan necessary for operation 
executing. 
Function Multiply–accumulate 
operation 
Data arrangement for de-interleaving
                                                                             
 
 
 
 
 
4 Deci al to binary conversion 
   Data arrangement for de-interleaving 
   State machine and possible output 
table initialization 
 4 Bitwise hard decision decoding 
(Hamming distance metric) 
 5 Accumulated and path error metric 
storage for all possible states across 
input bit stream 
 6 State number selection according to 
smallest accumulated error metric 
 7 Error counting 
   State path selection and decoding f 
input 
 9 De-randomization operation 
                                      Table 2. Task graph functions. 
 
The second step was the profiling, where processing time and Multiply-Accumulate (MA) operations 
have bee  tak n under consideration, in order to establish performance for the main functions in 
each system modules. These values were obtained using the Visual Studio profiling tool. The 
performance test was completed for fixed values, of ata stream size, FFT size (N), coding rate (R) 
and modulation scheme (M), chosen as an example for transmission in the Wimax stan ard. Results 
re presented in table III. The fu ctions that most MA operations performed were Convolutional 
coding, Viterbi decoder, and the constellation ap construction for QAM odulation (Constellation 
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The second step was the profiling, where processing time and Multiply-Accumulate (ma) 
operations have been taken under consideratio , in order to establish performance for 
the main functions in each sys m odules. These values were obtained using the Visual 
Studio profiling tool. The performa ce test was completed for fixed values, of data stream 
size, fft size (N), coding r te (R) and modulation scheme (M), chosen as an example for 
transmission in the Wimax standard. Results are presented in table III. The functions that 
most ma operations performed were Convolutional coding, Viterbi decoder, and the conste-
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t  decimal conversion). Highe  executi n time w s showed by ifft and fft perations 
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Function Multiply–accumul te operation
Trellis Coding 7507
Interleaver 685
Constellation Construction 1404
Binary to decimal conversion 1464
Modulation 288
Alamouti encoding 864
Conjugate op. 1
Pilot Insertion 950
Ifft Fma* = 128
CP Adding 768
CP Removal 768
Fft Fma* = 128
Pilot removal 600
Esta tabla continúa en la siguiente página –––>
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Function Multiply–accumulate operation
Zero Forcing Weight arrangement 34
MIMO hard decision decoding 384
Decimal to Binary conversion 1156
Demodulation 1538
Viterbi algorithm 103296
De-interlaver 6349
Randomization 5760
Table 3. Performance statistics. 
For Fixed data stream size = 384, R = ½, M = 16, N = 256
fma = floating point multiply-accumulate operations.
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On the third step, with the collected information, a partitioning was proposed together 
with a reconstruction of the developed algorithms, in order to increment system perfor-
mance:
1. Memory request and release will be performed only at the beginning and the end of 
the entire process.
2. Bit shifting and module two adding for trellis coding function will be performed by 
hardware, since it shows lower processing time and ease of development as well as 
Alamouti coder and randomizer.
3. Bit interleaver will be performed by a mathematic function with only bit rearrangement 
operations.
4. Constellation matrix will be stored permanently in a memory block in order to decrease 
processing time.
5. fft function from ofdm module will be performed with fftw library since it shows the 
fastest processing among other algorithms using floating point arithmetic.
6. Modulation, demodulation, mimo decoding and Viterbi algorithm will be performed 
by hardware.
SystemC Description:
The mimo-ofdm communication transmitter and receiver have been constructed using 
SystemC module classes, using fifos to interconnect each module to the next one. A 
sc_fifo is a SystemC primitive channel, found as an object in sc_fifo class. Figure 5 shows 
the connection between processing modules that where described according to the par-
titioning problem results. 
In order to validate transmission and reception system behaviour we simulated a Ra-
yleigh fading wireless channel, as equation (3) shows, and generated a series of digital 
signals for modulation and coding processing.
     Y = H * X + N    (3)
Where H represents the mimo channel gains, X is the transmitted signal, Y the received 
signal and N is additive Gaussian noise.
Figure 6 shows the transmitted signal degradation when passing through the wireless 
channel; Bit Error Rate increases according to Eb/No (energy per bit to noise power spec-
tral density ratio) for modulation schemes 16-qam, 64-qam and 256-qam. In the figure, 
the dotted line represents performance assuming perfect channel knowledge and the solid 
line represents system performance for estimated channel. 
system performances shows that degradation increases when the M value of m-qam 
modulation increases, which means that even tough 256-qam modulations presents a 
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higher transmission rate, it is more sensitive to noise added to the signal. This information 
is useful for link adaptation techniques.
When errors in transmitted bits were found, the Viterbi algorithm developed was able 
to reconstruct the transmitted signal if snr was lower than 15dB.
(a)
 (b)
 (c)
Figure 6. BEr vs Eb/No. (a) 16-qam, (b) 64-qam, (c) 256-qam
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IV. Conclusions and future work
In this paper was presented the System Level Hardware-Software partition of a mimo-
ofdm transmission and reception system for SystemC modelling. We presented a strategy 
for establishing a solution for the Hardware/Software partitioning problem, which starts 
with analysing the structure of the system and the tasks needed to perform transmission 
and reception of binary signals and the level of concurrency of these tasks. The SystemC 
description is important for the simulation of wireless communication systems techniques, 
such as modulation and coding schemes testing for link adaptation and channel prediction.
Hardware/software partitioning is one of the most important tasks at the early stage 
of system modelling, and incorporating SystemC in modelling of wireless communication 
systems is an appropriate design methodology since it allows validating different techno-
logies from a single platform. The required functions of the system under design were con-
sidered for analysing performance, using Multiply-Accumulate operations and concurrency 
between processes in order to establish an appropriate Hardware/Software partitioning.
Results validate system behaviour, as developed according to the Hardware/Software 
partitioning problem and the solution considered in this work, and serve as a background 
for the application of link adaptation techniques in order to find an appropriate relationship 
between transmission rate and Bit Error Rate to increase system performance. 
Future work is framed on the construction of mimo-ofdm communication system with 
link adaptation techniques, for testing channel prediction algorithms.
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